## CADENCE ALLEGRO TEAM DESIGN OPTION IN A WINDCHILL ENVIRONMENT

Sandra Humphrey – Fujitsu Network Communications Design Automation Analyst

Linda Mazzitelli - PTC Principal Account Technical Specialist

liveworx.com #LIVEWORX

#### AGENDA

- Global Product Development Challenges
- ECAD Design Data Management
- Team Design Authoring and Data Management Challenges
- Understanding Team Design
- Benefits of TDO to Orbital Sciences
- Required Infrastructure
- Demo
- Summary
- Q&A



#### **PRESENTER INTROS**






Linda Mazzitelli PTC Principal Technical Sales Specialist Imazzitelli@ptc.com



Sandra Humphrey Fujitsu Network Systems Design Automation Analyst Sandra.Humphrey@us.fujitsu.com

- Linda is a principal support manager for the PTC ECAD tools including TDO, ADW Gateway, PTC Windchill Workgroup Manager, ECAD-MCAD Collaboration and Creo View ECAD
- Sandra has been with Fujitsu Network Systems for 10+ years, She is currently in charge of working on enterprise-wide data integration between Windchill, Creo, Cadence and other engineering systems.

#### GLOBAL PRODUCT DEVELOPMENT CHALLENGES



## ECAD DESIGN DATA MANAGEMENT

#### WHAT IT MEANS

- Lifecycle Managed ECAD Data with secure centralized vaulting of the native design and derived content
- Automated Import of BOM files provides a consolidated source for the complete Electromechanical BOM
- Automated Visualization
   of PCB Layout and Schematic data
- ECAD Design Data Comparison for evaluating, managing and retaining a history of all project design changes
- Secure Sharing of Design Data
   with external partners



#### WHY IT MATTERS

*Right* people working on the *Right* versions of the *Right* data

Eliminate ECAD-MCAD BOM data entry errors

Traceability during Partner Collaboration


Easily locate and re-use designs

Visualization and comparison reduces prototype spins

<sup>1</sup> Source: PTC survey of Electro-Mechanical Collaboration Seminar participants, January 2006

## CHALLENGES IN ECAD TEAM DESIGN AUTHORING


- Geographically distributed teams
- Concurrent design data management
- Block level version control
- Stable environment for individual engineers
  - Not impacted by work done by other engineers
- Access control / IP Protection
- Synchronized derived content
  - Visibility for extended teams



#### WHAT IS TEAM DESIGN?

WORX 15


- Cadence® Allegro® Team Design Option (TDO)
  - Team based ECAD Design Environment
  - System level design approach
  - Complex hierarchical design projects
  - Block level IP reuse
  - Enables design authors to work completely within the Cadence environment
- Data managed directly in Windchill enables
  - Enables global team design for ECAD
  - Early visibility to ECAD design modules
  - Earlier & easier creation of consolidated BOM
  - Robust and secure management of IP
  - Handoff of Derived Content to MFG (IPC-2581)
  - Available in PTC Windchill 10.2 M010



PTC' Wind	Ichill"	
Viewing	New/Add To	Filter
Show/Hide Display •	ぱみ ↓ 柒 Add to New	Edit Filter
Find in Structure	₹ ≜	
Name 🔺	Version	Checked
⊿ adw_demo_hier_top	A.7	
⊿ 🔲 adw_demo_hier_t	op A.2	
🕷 packaged	A.1	
🜆 physical	A.1	
▷ 🛃 sch_1	A.2	
b 🗖 block1	A.1	
ddr_memory	A.1	
🖗 highspeed	A.1	
D processor_ddr_if	A.1	
processor_reset_t	est A.2	
🖗 project_settings	A.2	
shopping_cart	A.1	

#### ECAD TEAM DESIGN IP MANAGEMENT WORK IN PROGRESS LIBRARY AND DESIGN IP DATA MANAGEMENT





#### $\#\,L\,I\,V\,E\,W\,O\,R\,X$

# CAPABILITIES OF PTC WINDCHILL WORKGROUP MANAGER FOR CADENCE TEAM DESIGN OPTION



• PTC ECAD Workgroup Manager for Cadence OrCAD and Allegro

# L I

• PTC Windchill Workgroup Manager for Cadence Team Design Option

Feature	WGM for Allegro	TDO with Windchill
Concurrent Hierarchical Block Design		
Design Level Access Control		
Native Cadence UI		
CAD tools open during check-in		
Native File Data Management		
BOM Structure Generation		
Source Data Viewable Generation		
Derived Data Content Management		
Lifecycle Management		

### TEAM MEMBER OWNERSHIPS AND ASSIGNMENTS

Shared Worksp Assign Project Assign Summa

- Create hierarchal design structure within Cadence Allegro Design Authoring
- Assign specific team members to individual blocks and tasks
   Project Team

	Eile <u>V</u> iew <u>P</u> roject Team <u>D</u> esign <u>T</u> oo	ls <u>W</u> indow <u>H</u> elp					
	6 6 6 6 4 0	🛍 🗶 🥱 e 🔏	🐸 🖪 🖪 👪	👌 🖪 🔁 🦉			
lie		Team Desig Dashboar	ď				
	processor_ddr_if <page5_< th=""><th>Name</th><th>Local Version</th><th>Shared Version</th><th>Checked Out To</th><th>Owners</th><th>Check In Comment</th></page5_<>	Name	Local Version	Shared Version	Checked Out To	Owners	Check In Comment
		* *	*	*	*	*	*
		Working Design		1			
	ddr_memory <page6_i3></page6_i3>		6.0				
		processor ddr if	3.0				
		processor_reset_te	est 3.0				
		ddr_memory	3.0				
		ddr_memory					
1			3.0				
$\mathbf{O}$							
		block1	3.0				
am			×				
Or	Project Team	Ass	sign Sub-Designs				
rea	•	roject.		As	sign Sub-D	esigns	
ce and Policy		D T					
Image: set of the set of							
			hared Area			signed To	A
lentifiers		peter		Working Design		signed To	
	Image: Section of the section of th						
	Image: Sector	<b>_</b>					
eam	Role         Id         Name           *         *         *           doug         doug         doug           image: peter         peter         Ak	id ->	orkspace and Policy	Working Design adw_demo_hie sch_1 packaged physical	er_top pet		<u> </u>
eam	Role     Id     Name       *     *     * <th>id -&gt; Pro</th> <th>orkspace and Policy ssign Identifiers oject Team</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1</th> <th>er_top pet</th> <th></th> <th><u> </u></th>	id -> Pro	orkspace and Policy ssign Identifiers oject Team	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1	er_top pet		<u> </u>
eam	Role     Id     Name       *     *     * <th>id -&gt; Pro</th> <th>orkspace and Policy ssign Identifiers oject Team</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1</th> <th>er_top peti ddr_if</th> <th>er</th> <th></th>	id -> Pro	orkspace and Policy ssign Identifiers oject Team	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1	er_top peti ddr_if	er	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_</th> <th>er_top pet ddr_if reset_test sco</th> <th>er</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_	er_top pet ddr_if reset_test sco	er	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1</th> <th>r_top pet ddr_if reset_test scc</th> <th>er htt</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1	r_top pet ddr_if reset_test scc	er htt	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hia sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory</th> <th>er_top pet ddr_if sco sco</th> <th>er htt</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hia sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory	er_top pet ddr_if sco sco	er htt	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory sch_1</th> <th>er_top pet ddr_if sco sco</th> <th>er htt</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory sch_1	er_top pet ddr_if sco sco	er htt	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memorr sch_1 sym_1 ddr_memorr sch_1 sym_1</th> <th>er_top pet ddr_if scc scc y</th> <th>er htt</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memorr sch_1 sym_1 ddr_memorr sch_1 sym_1	er_top pet ddr_if scc scc y	er htt	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory sch_1 sym_1 ddr_memory</th> <th>er_top pet ddr_if scc scc y y</th> <th>er ott ott</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory sch_1 sym_1 ddr_memory	er_top pet ddr_if scc scc y y	er ott ott	
eam	Role     Id     Name       *     *     * <td>id -&gt; As</td> <td>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</td> <td>Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory sch_1 sym_1 ddr_memory</td> <td>er_top pet ddr_if scc scc y y</td> <td>er ott ott</td> <td></td>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hie sch_1 packaged physical processor_ sch_1 sym_1 processor_ sch_1 sym_1 ddr_memory sch_1 sym_1 ddr_memory	er_top pet ddr_if scc scc y y	er ott ott	
eam	Role     Id     Name       *     *     * <th>id -&gt; As</th> <th>orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs</th> <th>Working Design adw_demo_hia sch_1 packaged physical processor_ sch_1 sym_1 ddr_memory sch_1 sym_1 ddr_memory sch_1 sym_1 Assign team meters</th> <th>ddr_if reset_test scc scc y y y mbers at implementatio</th> <th>er tt tt n level</th> <th></th>	id -> As	orkspace and Policy ssign Identifiers oject Team ssign Sub-Designs	Working Design adw_demo_hia sch_1 packaged physical processor_ sch_1 sym_1 ddr_memory sch_1 sym_1 ddr_memory sch_1 sym_1 Assign team meters	ddr_if reset_test scc scc y y y mbers at implementatio	er tt tt n level	

Cance

< Back


Next >

#### VARIANT BOM SUPPORT

- From the Cadence Variant Editor the Generate Reports action is used to launch BOM-HDL
  - Each variant is exported to a CSV format with a \*.rpt extension
- Automatic collection of multiple BOMs occurs during TDO check-in
  - BOM report is shown for each Variant
- These BOMs can be iterated independently from the Schematic or PCB
  - Allows for check-in of a new Variant or alteration of an existing one without needing to iterate the schematic




Name		Туре
1.		
orking Design		
🖻 adw_demo_hier_top		Block
E sch_1	÷	Schemat
LogicalBom -		LEOM
packaged	Check Out	ige
🖃 physical	Check Out Previous Version	t
adw_demo_t	Check Out Hierarchy	
start.brd	Check In	
processor_ddr_	OTTECK DI	
sch_1	Undo Check Out	nat
sym_1	Undo Check Out Hierarchy	pl
🖃 processor_rese	Update	
sch_1	Show Differences	nat
sym_1	Show Darences	ol
ddr_memory	Delete	
sch_1		hat
sym_1	Open	pl
ddr_memory	12	Schem:



## PTC WINDCHILL STRUCTURE (RELATIONSHIP EXPLORER)



Base and Variant BOMs linked to the LogicalBom CAD document



#### FULL VARIANT BOM STRUCTURE IN PTC WINDCHILL FROM TDO



Products > TDO > Folders	> Motodemo											R	ecently Access
	art - <b>ASM_MOTO, ASM_M</b> ited Objects Changes History				AML/AVL	Produc	t Analytics	Relationship	Explorer	1			In Work
Editing Pasert Existing Remove Insert New V Edit V	Check Out/In Check Out Revise Check In Check In My Checkouts	Clipb Paste	oard Copy	88 8	ewing ₩Views ▼ Display ▼	New New	/Add To <b>유가 -</b> Add to		Filter	To	ools Open in	Reports Reports Export	<b>↓</b>
Find in Structure	_P_ ≈ ≜ _00)												*
Identity 🔺		Quantity	Unit	Reference Des	ignator Build	Status		Attributes	Uses Occur	rences			
© CDN-IC-0002, CDN-IC- © CDN-IC-0902, CDN-IC- © CDN-IC-0962, CDN-IC- © CDN-IC-0962, CDN-IC- © CDN-IC-002, CDN-IC- © CDN-IC-9002, CDN-IC- © CDN-IC-9092, CDN-IC- © CDN-IC-9092, CDN-IC- © CDN-IC-9092, CDN-IC- © CDN-MEM-0031, CDN-IC- © CDN-REC-0001, CDN-I © CDN-RES-0313, CDN-IF © CDN-RES-0313, CDN-IF © CDN-TR-0001, CDN-TR © CDN-TR-0002, CDN-TR © CDN-TR-0003, CDN-TR © CDN-TR-0003, CDN-TR	-001, CDN-FPGA-CYCLONE2-001, A.1 0002, A.1 (Design) 0902, A.1 (Design) 0962, A.1 (Design) 1002, A.1 (Design) 9002, A.1 (Design) 9019, A.1 (Design) 9019, A.1 (Design) 9019, A.1 (Design) MEM-0031, A.1 (Design) 825-0305, A.1 (Design) 825-0305, A.1 (Design) 825-0313, A.1 (Design) 90001, A.1 (Design) 90002, A.1 (Design) 90002, A.1 (Design) 90002, A.1 (Design)	1 1 1 1 1 1 1 1 1 1 1 1 1 1	each each each each each each each each	D1 U14 U20 U18 U19 U21 U17 U15 U16 U2-U13 U1 D2 R2 R1 Q3 Q2 Q1 Q4	Comp Comp Comp Comp Comp Comp Comp Comp	leted leted leted leted leted leted leted leted leted leted leted leted leted leted leted leted		■ Usage Quantity: Unit: Trace Coo Line Num Find Num	CDN-MEM- CDN-MEM- A.1 (Design In Work - F Checked in By: mark ified: 2014-01-10 Attributes	-0031 ) Released - Ca 12:08 EST : : : : : : : : : : :	anceled		

#### BENEFITS OF TEAM DESIGN MANAGEMENT TO FUJITSU



#### REQUIRED TDO INFRASTRUCTURE



#### REQUIRED TDO INFRASTRUCTURE



## WHAT YOU WILL SEE IN THE DEMO TODAY



- Integrator:
  - Initial PTC Windchill Set-Up and Check-in
  - Assign new team member to a Block
- Member
  - Joins Project
  - Checks out Block and makes changes
  - Adds BOM variant
  - Checks in Block
- Integrator
  - Šees update on Block
  - Variant BOM Check-in
- PTC Windchill data review
   BOM Structure

eband <page1_i1> Name</page1_i1>		Local Version	Shared Version	Checked Out To	Owners
bluetooth <page1_i1> gps <page1_i2> * *</page1_i2></page1_i1>		*	*	*	*
rf <page1_i3> Working D</page1_i3>	esign				
<pre><page1_i1></page1_i1></pre>		1.0	1.0		
age1_i2> sc	:h 1	1.0	1.0		
its pa	ickaged	1.0	1.0		
ge1_i1> pa page1_i2> ⊟ ph	iysical	1.0	1.0		
	fulladd_placed.brd				
	[Modules]				
	HALFADD_HA				
	HALFADD_HA				
	[Partitions]				
	PARTITION_2	1.0	1.0		anuja
		1.0	1.0		rgoel
	PARTITION_4	1.0	1.0		vikass
	sdm01.brd				
	test.brd				
	unnamed.brd				
📃 🗖 ba	iseband	1.0	1.0		
	sch_1	1.0	1.0		anuja
	sym_1	1.0	1.0		
	bluetooth	1.0	1.0		
	sch_1	1.0	1.0		
	sym_1	1.0	1.0		
	gps	1.0	1.0		grudra, sood

ssign Sub-Designs	Assign Su	ıb-Designs	Choose Team Member(s) Choose the team member(s) who will work of the currently selected sub-design. Selected Object(s): baseband(sch 1)	n
			Owners	
Shared Area	Sub-Design	Assigned To	- 🕪 anuja	
	baseband	Assigned to	📃 🧟 dpatil	
Workspace and Policy	sch 1	anuja	🗾 🚾 grudra	
	sym_1		rgoel	
Project Team	- bluetooth		🚾 shailly	
-	sch_1		sood	
Assign Sub-Designs	sym_1		📈 vikass	
0 0	_ gps			
Summary	sch_1			
2	sym_1			
	🖃 rf			
	sch_1		Assian Close	
	sym_1		Assign Close	
	physical			
	gsm sch 1		<b>_</b>	
	Assign team members at impler	nentation level	Assign	



## DEMO

#### CADENCE TEAM DESIGN AND PTC WINDCHILL: BEST IN CLASS FOR STRUCTURED ECAD TEAM DESIGN AUTHORING

Combined

Value

# cādence<sup>®</sup>

#### **ECAD Design Environment**

- Efficient, structured ECAD work in progress team design authoring shortens design cycle
- Concurrent block based team design all within the Cadence environment
- Predictable and stable environment for engineers to author their designs
- Access control and block-level IP reuse and protection

#### **Enterprise PLM Data Management**

- System-level design approach provides a single source of truth for *all* product design data
- Global ECAD team design access and management
- Facilitates secure "design anywhere" requirements
- Automated variant BOM generation
- Automated revision control and viewable generation

## QUESTIONS





# WORX

TM

TAKE A FRESH LOOK AT THINGS

liveworx.com